Apple logo
Apple
Write a Review|4.1|

Apple hiring Timing Design Engineer, Melbourne, Florida

Timing Design Engineer

Apple

Melbourne, Florida
Posted 3 weeks ago

Qualifications

Education

BS degree in technical discipline

Responsibilities

Primary Duties

  • timing sign-off
  • STA and sign-off flow development
  • ownership of IP and block level timing constraints
  • interact with RTL designer to understand design intent and clock structure
  • collaborate with CAD to understand and develop flow
  • work with Physical design team to close and sign-off timing
  • verify own timing constraints
  • innovate timing constraints and flow to facilitate timing closure

Experience Requirements

Required

minimum 3 years of relevant experience

3 years of experience

Required Skills

Technical Skills

ASIC design timing closure flowwriting ASIC timing constraintsSTA tools (Primetime)timing corners/modesprocess variationssignal integrity related issuestiming/SDC constraints generation and managementscripting languages (Tcl and Perl)synthesisDFTbackend related methodology and tools

Soft Skills

strong communication skills

Full Job Description

Timing Design Engineer

Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other's ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It's the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you'll do more than join something you'll add something.

Description

As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.

Minimum Qualifications

BS degree in technical discipline with minimum 3 years of relevant experience.

Preferred Qualifications

Proven knowledge of the ASIC design timing closure flow and methodology. 2+ years of experience in writing ASIC timing constraints and timing closure. Expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues. Hands on experience in timing/SDC constraints generation and management. Proficient in scripting languages (Tcl and Perl). Familiarity with synthesis, DFT and backend related methodology and tools. Strong communication skills are a pre-requisite you will be collaborating with many diverse groups at Apple. The ideal candidate will be a self-starter and highly motivated to be successful at Apple.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or other legally protected characteristics.

Apple accepts applications to this posting on an ongoing basis.

How to Apply

Estimated Salary

$71
/ hour

Apple pays $71 for Electrical Engineer in Melbourne, Florida, with most salaries ranging from $46 to $113. Pay can vary based on role, experience, and local cost of living.

Median
$71
Low
$46
High
$113

Share This Job

Figures represent approximate ranges and may vary based on experience, location, and other factors. For the most accurate information, please consult the employer directly. Contact us to suggest updates to this information.